

FEATURES

- ±15 kV ESD protection on output pins
- 400 Mbps (200 MHz) switching rates
- Flow through pinout simplifies PCB layout
- 300 ps typical differential skew
- 400 ps maximum differential skew
- 1.7 ns maximum propagation delay
- 3.3 V power supply
- ±310 mV differential signaling
- Low power dissipation (10 mW typical)
- Interoperable with existing 5 V LVDS receivers
- High impedance on LVDS outputs on power-down
- Conforms to TIA/EIA-644 LVDS standards
- Industrial operating temperature range: -40°C to +85°C
- Available in surface-mount (SOIC) and low profile TSSOP package

APPLICATIONS

- Backplane data transmission
- Cable data transmission
- Clock distribution

GENERAL DESCRIPTION

The ADN4667 is a quad, CMOS, low voltage differential signaling (LVDS) line driver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow through pinout for easy PCB layout and separation of input and output signals.

The device accepts low voltage TTL/CMOS logic signals and converts them to a differential current output of typically ±3.1 mA for driving a transmission medium such as a twisted pair cable. The transmitted signal develops a differential voltage of typically ±310 mV across a termination resistor at the receiving end. This is converted back to a TTL/CMOS logic level by an LVDS receiver, such as the [ADN4668](#).

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The ADN4667 also offers active high and active low enable/disable inputs (EN and $\overline{\text{EN}}$). These inputs control all four drivers and turn off the current outputs in the disabled state to reduce the quiescent power consumption to typically 10 mW.

The ADN4667 and its companion LVDS receiver, the ADN4668, offer a new solution to high speed, point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| | | | |
|--------------------------------|---|--|----|
| Features | 1 | ESD Caution..... | 6 |
| Applications..... | 1 | Pin Configuration and Function Descriptions..... | 7 |
| Functional Block Diagram | 1 | Typical Performance Characteristics | 8 |
| General Description | 1 | Theory of Operation | 11 |
| Revision History | 2 | Enable Inputs | 11 |
| Specifications..... | 3 | Applications Information | 11 |
| AC Characteristics..... | 4 | Outline Dimensions | 12 |
| Absolute Maximum Ratings..... | 6 | Ordering Guide | 12 |

REVISION HISTORY

5/08—Rev. 0 to Rev. A

| | |
|---|-----------|
| Added 16-Lead SOIC_N Package | Universal |
| Changes to Table 3..... | 6 |
| Changes to Applications Information section | 11 |
| Updated Outline Dimensions | 11 |
| Changes to Ordering Guide | 12 |

1/08—Revision 0: Initial Version

SPECIFICATIONS

$V_{CC} = 3.0\text{ V}$ to 3.6 V ; $R_L = 100\ \Omega$; $C_L = 15\text{ pF}$ to GND; all specifications T_{MIN} to T_{MAX} , unless otherwise noted. All typical values are given for $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions/Comments ^{1, 2} |
|---|-----------------|-------|----------|----------|---------------|--|
| LVDS OUTPUTS (D_{OUT+} , D_{OUT-}) | | | | | | |
| Differential Output Voltage | V_{OD} | 250 | 310 | 450 | mV | See Figure 2 and Figure 4 |
| Change in Magnitude of V_{OD} for Complementary Output States | ΔV_{OD} | | 1 | 35 | mV | See Figure 2 and Figure 4 |
| Offset Voltage | V_{OS} | 1.125 | 1.17 | 1.375 | V | See Figure 2 and Figure 4 |
| Change in Magnitude of V_{OS} for Complementary Output States | ΔV_{OS} | | 1 | 25 | mV | See Figure 2 and Figure 4 |
| Output High Voltage | V_{OH} | | 1.33 | 1.6 | V | See Figure 2 and Figure 4 |
| Output Low Voltage | V_{OL} | 0.90 | 1.02 | | V | See Figure 2 and Figure 4 |
| INPUTS (D_{INx} , \overline{EN}) | | | | | | |
| Input High Voltage | V_{IH} | 2.0 | | V_{CC} | V | |
| Input Low Voltage | V_{IL} | GND | | 0.8 | V | |
| Input High Current | I_{IH} | -10 | +2 | +10 | μA | $V_{IN} = V_{CC}$ or 2.5 V |
| Input Low Current | I_{IL} | -10 | +2 | +10 | μA | $V_{IN} = \text{GND}$ or 0.4 V |
| Input Clamp Voltage | V_{CL} | -1.5 | -0.8 | | V | $I_{CL} = -18\text{ mA}$ |
| LVDS OUTPUT PROTECTION (D_{OUT+} , D_{OUT-}) | | | | | | |
| Output Short-Circuit Current ³ | I_{OS} | | -4.2 | -9.0 | mA | Enabled, $D_{INx} = V_{CC}$, $D_{OUT+} = 0\text{ V}$ or $D_{IN} = \text{GND}$, $D_{OUT-} = 0\text{ V}$ |
| Differential Output Short-Circuit Current ³ | I_{OSD} | | -4.2 | -9.0 | mA | Enabled, $V_{OD} = 0\text{ V}$ |
| LVDS OUTPUT LEAKAGE (D_{OUT+} , D_{OUT-}) | | | | | | |
| Power-Off Leakage | I_{OFF} | -20 | ± 1 | +20 | μA | $V_{OUT} = 0\text{ V}$ or 3.6 V , $V_{CC} = 0\text{ V}$ or open |
| Output Three-State Current | I_{OZ} | -10 | ± 1 | +10 | μA | $\overline{EN} = 0.8\text{ V}$ and $\overline{EN} = 2.0\text{ V}$, $V_{OUT} = 0\text{ V}$ or V_{CC} |
| POWER SUPPLY | | | | | | |
| No Load Supply Current, Drivers Enabled | I_{CC} | | 4.0 | 8.0 | mA | $D_{IN} = V_{CC}$ or GND |
| Loaded Supply Current, Drivers Enabled | I_{CCL} | | 20 | 30 | mA | $R_L = 100\ \Omega$ all channels, $D_{INx} = V_{CC}$ or GND (all inputs) |
| No Load Supply Current, Drivers Disabled | I_{CCZ} | | 2.2 | 6.0 | mA | $D_{INx} = V_{CC}$ or GND, $\overline{EN} = \text{GND}$, $\overline{EN} = V_{CC}$ |
| ESD PROTECTION | | | | | | |
| D_{OUT+} , D_{OUT-} | | | ± 15 | | kV | Human body model |
| All Pins Except D_{OUT+} , D_{OUT-} | | | ± 4 | | kV | Human body model |

¹ Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} , ΔV_{OD} , and ΔV_{OS} .

² The ADN4667 is a current mode device and functions within data sheet specifications only when a resistive load is applied to the driver outputs. Typical range is $90\ \Omega$ to $110\ \Omega$.

³ Output short-circuit current (I_{OS}) is specified as magnitude only; minus sign indicates direction only.

ADN4667

AC CHARACTERISTICS

$V_{CC} = 3.0\text{ V to }3.6\text{ V}$; $R_L = 100\ \Omega$; $C_L^1 = 15\text{ pF to GND}$; all specifications T_{MIN} to T_{MAX} , unless otherwise noted. All typical values are given for $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

Table 2.

| Parameter ² | Min | Typ | Max | Unit | Conditions/Comments ^{3, 4} |
|--|-----|-----|-----|------|-------------------------------------|
| Differential Propagation Delay, High to Low, t_{PHLD} | 0.5 | 0.9 | 1.7 | ns | See Figure 3 and Figure 4 |
| Differential Propagation Delay, Low to High, t_{PLHD} | 0.5 | 1.2 | 1.7 | ns | See Figure 3 and Figure 4 |
| Differential Pulse Skew $ t_{PHLD} - t_{PLHD} $, t_{SKD1}^5 | 0 | 0.3 | 0.4 | ns | See Figure 3 and Figure 4 |
| Channel-to-Channel Skew, t_{SKD2}^6 | 0 | 0.4 | 0.5 | ns | See Figure 3 and Figure 4 |
| Differential Part-to-Part Skew, t_{SKD3}^7 | 0 | | 1.0 | ns | See Figure 3 and Figure 4 |
| Differential Part-to-Part Skew, t_{SKD4}^8 | 0 | | 1.2 | ns | See Figure 3 and Figure 4 |
| Rise Time, t_R | | 0.5 | 1.5 | ns | See Figure 3 and Figure 4 |
| Fall Time, t_F | | 0.5 | 1.5 | ns | See Figure 3 and Figure 4 |
| Disable Time High to Inactive, t_{PHZ} | | 2 | 5 | ns | See Figure 5 and Figure 6 |
| Disable Time Low to Inactive, t_{PLZ} | | 2 | 5 | ns | See Figure 5 and Figure 6 |
| Enable Time Inactive to High, t_{PZH} | | 3 | 7 | ns | See Figure 5 and Figure 6 |
| Enable Time Inactive to Low, t_{PZL} | | 3 | 7 | ns | See Figure 5 and Figure 6 |
| Maximum Operating Frequency, f_{MAX}^9 | 200 | 250 | | MHz | See Figure 5 and Figure 6 |

¹ C_L includes probe and jig capacitance.

² AC parameters are guaranteed by design and characterization.

³ Generator waveform for all tests unless otherwise specified: $f = 50\text{ MHz}$, $Z_0 = 50\ \Omega$, $t_R \leq 1\text{ ns}$, and $t_F \leq 1\text{ ns}$.

⁴ All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.

⁵ $t_{SKD1} = |t_{PHLD} - t_{PLHD}|$ is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

⁶ t_{SKD2} is the differential channel-to-channel skew of any event on the same device.

⁷ t_{SKD3} , differential part-to-part skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

⁸ t_{SKD4} , part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperatures and voltage ranges, and across process distribution. t_{SKD4} is defined as $|\text{maximum} - \text{minimum}|$ differential propagation delay.

⁹ f_{MAX} generator input conditions: $t_R = t_F < 1\text{ ns}$ (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% to 55%, $V_{OD} > 250\text{ mV}$, all channels switching.

Test Circuits and Timing Diagrams





Figure 2. Test Circuit for Driver V_{OD} and V_{OS}



NOTES
1. C_L INCLUDES PROBE AND JIG CAPACITANCE.

Figure 3. Test Circuit for Driver Propagation Delay and Transition Time




Figure 4. Driver Propagation Delay and Transition Time Waveforms

07032-004




Figure 5. Test Circuit for Driver Three-State Delay

07032-005




Figure 6. Driver Three-State Delay Waveforms

07032-006

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
|--|---|
| V_{CC} to GND | -0.3 V to +4 V |
| Input Voltage (D_{INx}) to GND | -0.3 V to $V_{CC} + 0.3$ V |
| Enable Input Voltage (EN, \overline{EN}) to GND | -0.3 V to $V_{CC} + 0.3$ V |
| Output Voltage (D_{OUT+}, D_{OUT-}) to GND | -0.3 V to $V_{CC} + 0.3$ V |
| Short-Circuit Duration (D_{OUT+}, D_{OUT-}) to GND | Continuous |
| Industrial Operating Temperature Range | -40°C to $+85^\circ\text{C}$ |
| Storage Temperature Range | -65°C to $+150^\circ\text{C}$ |
| Junction Temperature (T_J max) | 150°C |
| Power Dissipation | $(T_J \text{ max} - T_A)/\theta_{JA}$ |
| θ_{JA} Thermal Impedance | |
| TSSOP Package | $150.4^\circ\text{C}/\text{W}$ |
| SOIC Package | $125^\circ\text{C}/\text{W}$ |
| Reflow Soldering Peak Temperature (10 sec) | 260°C max |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 7. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|------------------------|--|
| 1 | EN | Active High Enable and Power-Down Input (3 V TTL/CMOS). If $\overline{\text{EN}}$ is held low or open circuit, EN enables the drivers when high and disables the drivers when low. |
| 2 | D _{IN1} | Driver Channel 1 Logic Input. |
| 3 | D _{IN2} | Driver Channel 2 Logic Input. |
| 4 | V _{CC} | Power Supply Input. These parts can be operated from 3.0 V to 3.6 V. The supply should be decoupled with a 10 μF solid tantalum capacitor in parallel with a 0.1 μF capacitor to GND. |
| 5 | GND | Ground Reference Point for All Circuitry on the Part. |
| 6 | D _{IN3} | Driver Channel 3 Logic Input. |
| 7 | D _{IN4} | Driver Channel 4 Logic Input. |
| 8 | $\overline{\text{EN}}$ | Active Low Enable and Power-Down Input with Pull-Down (3 V TTL/CMOS). If EN is held high, $\overline{\text{EN}}$ enables the drivers when low or open circuit and disables the drivers and powers down the device when high. |
| 9 | D _{OUT4-} | Channel 4 Inverting Output Current Driver. When D _{IN4} is high, current flows into D _{OUT4-} . When D _{IN4} is low, current flows out of D _{OUT4-} . |
| 10 | D _{OUT4+} | Channel 4 Noninverting Output Current Driver. When D _{IN4} is high, current flows out of D _{OUT4+} . When D _{IN4} is low, current flows into D _{OUT4+} . |
| 11 | D _{OUT3+} | Channel 3 Noninverting Output Current Driver. When D _{IN3} is high, current flows out of D _{OUT3+} . When D _{IN3} is low, current flows into D _{OUT3+} . |
| 12 | D _{OUT3-} | Channel 3 Inverting Output Current Driver. When D _{IN3} is high, current flows into D _{OUT3-} . When D _{IN3} is low, current flows out of D _{OUT3-} . |
| 13 | D _{OUT2-} | Channel 2 Inverting Output Current Driver. When D _{IN2} is high, current flows into D _{OUT2-} . When D _{IN2} is low, current flows out of D _{OUT2-} . |
| 14 | D _{OUT2+} | Channel 2 Noninverting Output Current Driver. When D _{IN2} is high, current flows out of D _{OUT2+} . When D _{IN2} is low, current flows into D _{OUT2+} . |
| 15 | D _{OUT1+} | Channel 1 Noninverting Output Current Driver. When D _{IN1} is high, current flows out of D _{OUT1+} . When D _{IN1} is low, current flows into D _{OUT1+} . |
| 16 | D _{OUT1-} | Channel 1 Inverting Output Current Driver. When D _{IN1} is high, current flows into D _{OUT1-} . When D _{IN1} is low, current flows out of D _{OUT1-} . |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Output High Voltage vs. Power Supply Voltage




Figure 11. Output Three-State Current vs. Power Supply Voltage




Figure 9. Output Low Voltage vs. Power Supply Voltage




Figure 12. Differential Output Voltage vs. Power Supply Voltage




Figure 10. Output Short-Circuit Current vs. Power Supply Voltage




Figure 13. Differential Output Voltage vs. Load Resistor




Figure 14. Offset Voltage vs. Power Supply Voltage




Figure 17. Power Supply Current vs. Ambient Temperature




Figure 15. Power Supply Current vs. Switching Frequency




Figure 18. Differential Propagation Delay vs. Power Supply Voltage




Figure 16. Power Supply Current vs. Power Supply Voltage




Figure 19. Differential Propagation Delay vs. Ambient Temperature




Figure 20. Differential Skew vs. Power Supply Voltage




Figure 22. Transition Time vs. Power Supply Voltage




Figure 21. Differential Skew vs. Ambient Temperature




Figure 23. Transition Time vs. Ambient Temperature

THEORY OF OPERATION

The ADN4667 is a quad line driver for low voltage differential signaling. It takes a single-ended 3 V logic signal and converts it to a differential current output. The data can then be transmitted for considerable distances, over media such as a twisted pair cable or PCB backplane, to an LVDS receiver like the ADN4668, where it develops a voltage across a terminating resistor, R_T . This resistor is chosen to match the characteristic impedance of the medium, typically around $100\ \Omega$. The differential voltage is detected by the receiver and converted back into a single-ended logic signal.

When D_{IN} is high (Logic 1), current flows out of the D_{OUT+} pin (current source) through R_T and back into the D_{OUT-} pin (current sink). At the receiver, this current develops a positive differential voltage across R_T (with respect to the inverting input) and gives a Logic 1 at the receiver output. When D_{IN} is low, D_{OUT+} sinks current and D_{OUT-} sources current; a negative differential voltage across R_T gives a Logic 0 at the receiver output.

The output drive current is between $\pm 2.5\ \text{mA}$ and $\pm 4.5\ \text{mA}$ (typically $\pm 3.1\ \text{mA}$), developing between $\pm 250\ \text{mV}$ and $\pm 450\ \text{mV}$ across a $100\ \Omega$ termination resistor. The received voltage is centered around the receiver offset of $1.2\ \text{V}$. Therefore, the noninverting receiver input is typically $(1.2\ \text{V} + [310\ \text{mV}/2]) = 1.355\ \text{V}$, and the inverting receiver input is $(1.2\ \text{V} - [310\ \text{mV}/2]) = 1.045\ \text{V}$ for Logic 1. For Logic 0, the inverting and noninverting output voltages are reversed. Note that because the differential voltage reverses polarity, the peak-to-peak voltage swing across R_T is twice the differential voltage.

Current mode drivers offer considerable advantages over voltage mode drivers such as RS-422 drivers. The operating current remains fairly constant with increased switching frequency, whereas that of voltage mode drivers increases exponentially in most cases. This is caused by the overlap as internal gates switch between high and low, which causes currents to flow from the device power supply to ground.

A current mode device simply reverses a constant current between its two outputs, with no significant overlap currents.

This is similar to emitter-coupled logic (ECL) and positive emitter-coupled logic (PECL), but without the high quiescent current of ECL and PECL.

ENABLE INPUTS

The active high and active low enable inputs deactivate all the current drivers when in the disabled state. This also powers down the device and reduces the current consumption from typically $20\ \text{mA}$ to typically $2.2\ \text{mA}$. A truth table for the enable inputs is shown in Table 5.

Table 5. Enable Inputs Truth Table

| EN | $\overline{\text{EN}}$ | D_{IN} | D_{OUT+} | D_{OUT-} |
|--|------------------------|----------|--------------|--------------|
| H | L or open | L | I_{SINK} | I_{SOURCE} |
| H | L or open | H | I_{SOURCE} | I_{SINK} |
| Any other combination of EN and $\overline{\text{EN}}$ | | X | Inactive | Inactive |

APPLICATIONS INFORMATION

Figure 24 shows a typical application for point-to-point data transmission using the ADN4667 as the driver and the ADN4668 as the receiver.





Figure 24. Typical Application Circuit


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AC
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 25. 16-Lead Standard Small Outline Package [SOIC_N]
 Narrow Body
 (R-16)
 Dimensions shown in millimeters and (inches)

060606-A



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 26. 16-Lead Thin Shrink Small Outline Package [TSSOP]
 (RU-16)
 Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|-------------------------------|-------------------|---|----------------|
| ADN4667ARZ ¹ | -40°C to +85°C | 16-Lead Standard Small Outline Package [SOIC_N] | R-16 |
| ADN4667ARZ-REEL ¹ | -40°C to +85°C | 16-Lead Standard Small Outline Package [SOIC_N] | R-16 |
| ADN4667ARUZ ¹ | -40°C to +85°C | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADN4667ARUZ-REEL ¹ | -40°C to +85°C | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |

¹Z = RoHS Compliant Part